

FIG. 2








FIG. 3







## FIG. 4(B)






FIG. 5

FIG. 6




FIG. 8





FIG. 7



 $(\overline{\phantom{a}})$ 

FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13







FIG. 15


FLASH MEMO 3 AF2 AF FRASH MEMO DEFECT ADD	REPAIR INFORMATION	REPAIR INFORMATION REPAIR INFORMATION FOR DRAM	AFO RE_S AS3 AS2 AS1 AS0 RE_D AD3 AD2 AD1 AD0	SRAM DEFECT ADDRESS DRAM DEFECT ADDRESS	SRAM REPAIR ENARI F
A INFO		RMATION MEMORY	-	AEMORY ADDRESS	

## FIG. 16



13 / 22

FIG. 18






FIG. 20





FIG. 21







FIG. 23






FIG. 25

| ASO | RE\_D | AD3 | AD2 | AD1 | AD0 REPAIR INFORMATION FOR DRAM DRAM DEFECT ADDRESS DRAM REPAIR ENABLE SRAM DEFECT ADDRESS REPAIR INFORMATION FOR SRAM TM1|TM0|RF1|RF0|TR1|TR0|RE\_F|AF3|AF2|AF1|AF0|RE\_S|AS3|AS2|AS1| REPAIR INFORMATION SRAM REPAIR ENABLE FRASH MEMORY DEFECT ADDRESS REPAIR INFORMATION FOR FLASH MEMORY VOLTAGE TIMMING INFORMATION STEP-DOWN CIRCUIT DRAM REFRESH TIMING OPTIMIZATION INFORMATION SRAM TIMING ADJUSTMENT INFORMATION

FIG. 26

